| 10209902 |
Method and apparatus for selecting a memory block for writing data, based on a predicted frequency of updating the data |
Lau Nguyen |
2019-02-19 |
| 9898212 |
Method and apparatus for selecting a memory block for writing data, based on a predicted frequency of updating the data |
Lau Nguyen |
2018-02-20 |
| 9244834 |
Method and apparatus for selecting a memory block for writing data, based on a predicted frequency of updating the data |
Lau Nguyen |
2016-01-26 |
| 8495320 |
Method and apparatus for storing data in a flash memory including single level memory cells and multi level memory cells |
Lau Nguyen |
2013-07-23 |
| 8135913 |
Mixed multi-level cell and single level cell storage device |
Lau Nguyen |
2012-03-13 |
| 8086935 |
Soft error correction for a data storage mechanism |
— |
2011-12-27 |
| 7948798 |
Mixed multi-level cell and single level cell storage device |
Lau Nguyen |
2011-05-24 |
| 7870342 |
Line cache controller with lookahead |
Son Hong Ho, Kevin Tonthat, Hai Van |
2011-01-11 |
| 7308530 |
Architecture for a data storage device |
Alan Armstrong, Justin Heindel, Sehat Sutardja, Saeed Azimi |
2007-12-11 |
| 7062423 |
Method and apparatus for testing a system on a chip (SOC) integrated circuit comprising a hard disk controller and read channel |
— |
2006-06-13 |
