{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Broadcom", "item": "https://www.patentleaderboard.com/company/broadcom"}, {"@type": "ListItem", "position": 3, "name": "Sathish Kumar Radhakrishnan", "item": "https://www.patentleaderboard.com/inventor/fl:sa_ln:radhakrishnan-14"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
SR

Sathish Kumar Radhakrishnan — 9 Patents

Broadcom: 9 patents #1,197 of 9,346Top 15%
Overall (All Time): #535,341 of 4,157,543Top 15%
9 Patents All Time
Sathish Kumar Radhakrishnan has been granted 9 US patents while listed as an inventor at Broadcom. The first was granted in 2005 and the most recent in August 2014. Sathish Kumar Radhakrishnan ranks #535,341 of 4,157,543 US inventors in our database (top 12.9%). Patent records list Sathish Kumar Radhakrishnan in Savanuru, CA, IN.

Patents per Year

Patents granted per year, 2005 to 2014Bar chart with a peak of 2 patents in 2008.peak 22005: 1 patents20052006: 1 patents20062007: 1 patents20072008: 2 patents20082009: 1 patents20092010: 1 patents20102011: 1 patents20112014: 1 patents2014

Issued Patents All Time

Showing 1–9 of 9 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
8812889 Memory power manager Mark Fullerton, Brent Mulholland, Ravi Sreenivasa Setty 2014-08-19 $4,226,000
8022966 Video, audio and graphics decode, composite and display system Alexander G. MacInnis, Chengfuh Jeffrey Tang, Xiaodong Xie, Greg A. Kranawetter, Vivian Hsiun +3 more 2011-09-20 $4,548,000
7848432 System and method for efficiently storing macroblocks in SD-RAM Lakshman Ramakrishnan, Brian Schoner, Darren Neuman 2010-12-07 $4,804,000
7515504 Phase controlled high speed interfaces Lionel J. D'Luna, Mark Chambers, Thomas Hughes, Kwang Young Kim 2009-04-07 $5,302,000
7430680 System and method to align clock signals Lionel J. D'Luna, Thomas Hughes 2008-09-30 $12,385,000
7333390 Phase controlled high speed interfaces Lionel J. D'Luna, Mark Chambers, Thomas Hughes, Kwang Young Kim 2008-02-19 $4,077,000
7246341 Byte slice based DDR timing closure Lionel J. D'Luna, Tom Hughes 2007-07-17 $17,813,000
7111111 Scheme for optimal settings for DDR interface Darren Neuman, Jeffrey Fisher, Joshua Stults, Nitin Borle, Kaushik Bhattacharya 2006-09-19 $6,415,000
6975557 Phase controlled high speed interfaces Lionel J. D'Luna, Mark Chambers, Thomas Hughes, Kwang Young Kim 2005-12-13 $8,880,000