{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "AMD", "item": "https://www.patentleaderboard.com/company/amd"}, {"@type": "ListItem", "position": 3, "name": "Jonathon Walter Riley", "item": "https://www.patentleaderboard.com/inventor/fl:jo_ln:riley-40"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JR

Jonathon Walter Riley — 1 Patent

AMD: 1 patents #7,166 of 9,280Top 80%
King City, CA: #504 of 852 inventorsTop 60%
Overall (All Time): #2,406,284 of 4,157,543Top 60%
1 Patents All Time
Jonathon Walter Riley has been granted 1 US patent while listed as an inventor at AMD. All of these patents were granted in 2018. Jonathon Walter Riley ranks #2,406,284 of 4,157,543 US inventors in our database (top 57.9%). Patent records list Jonathon Walter Riley in King City, ON, CA.

Issued Patents All Time

Showing 1–1 of 1 patents

Patent #TitleCo-InventorsDate
9888256 Technique to constrain a video slice size with reduced performance penalty on pipelined encoder architectures Ihab Amer, Khaled Mammou, Edward A. Harold, Lei Zhang, Steven Lok-Man Doo 2018-02-06