{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2025", "item": "https://www.patentleaderboard.com/2025/"}, {"@type": "ListItem", "position": 3, "name": "Synopsys", "item": "https://www.patentleaderboard.com/2025/company/synopsys"}, {"@type": "ListItem", "position": 4, "name": "Ajit Sequeira", "item": "https://www.patentleaderboard.com/2025/inventor/fl:aj_ln:sequeira-1"}]}

Home › 2025 › Synopsys › Ajit Sequeira

Ajit Sequeira — 2 Patents in 2025

SYSynopsys: 1 patents #32 of 254Top 15%

Bengaluru, IN: #167 of 1,076 inventorsTop 20%

Overall (2025): #91,643 of 469,880Top 20%

2 Patents 2025

Issued Patents 2025

Showing 1–2 of 2 patents

Patent #	Title	Co-Inventors	Date
12488169	Performing timing constraint equivalence checking on circuit designs	Subramanyam Sripada, Gowrishankar N. J., Shubhashish Rudra	2025-12-02
12367334	Runtime and memory efficient attribute query handling for distributed engine	Yogesh Dilip Save, Kirti Kedia, Abhishek Nandi	2025-07-22

Ajit Sequeira — 2 Patents in 2025

Issued Patents 2025

Patent Widget