{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2025", "item": "https://www.patentleaderboard.com/2025/"}, {"@type": "ListItem", "position": 3, "name": "AMD", "item": "https://www.patentleaderboard.com/2025/company/amd"}, {"@type": "ListItem", "position": 4, "name": "Mohammad Anees", "item": "https://www.patentleaderboard.com/2025/inventor/fl:mo_ln:anees-1"}]}

Home › 2025 › AMD › Mohammad Anees

Mohammad Anees — 1 Patent in 2025

AMD: 1 patents #423 of 797Top 55%

Okabena, MN: #117 of 299 inventorsTop 40%

Minnesota: #2,195 of 5,562 inventorsTop 40%

Overall (2025): #180,257 of 469,880Top 40%

1 Patents 2025

Issued Patents 2025

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date
12190994	Single port memory with multiple memory operations per clock cycle	Kumar Rahul, Santosh Yachareni, Mahendrakumar Gunasekaran	2025-01-07

Mohammad Anees — 1 Patent in 2025

Issued Patents 2025

Patent Widget