| 10877755 |
Processor load using a bit vector to calculate effective address |
Charles P. Roth, Daniel Fowler |
2020-12-29 |
| 10732865 |
Distributed shared memory using interconnected atomic transaction engines at respective memory interfaces |
Rishabh Jain |
2020-08-04 |
| 10725947 |
Bit vector gather row count calculation and handling in direct memory access engine |
Rishabh Jain, David A. Brown, Michael Alexander Duller, Christopher Joseph Daniels |
2020-07-28 |
| 10614023 |
Processor core to coprocessor interface with FIFO semantics |
David A. Brown, Daniel Fowler, Rishabh Jain, Michael Alexander Duller |
2020-04-07 |
| 10606797 |
Systems and methods for implementing an intelligence processing computing architecture |
David Fick, Malav Parikh, Paul Toth, Adam Caughron, Vimal Reddy +5 more |
2020-03-31 |
| 10599488 |
Multi-purpose events for notification and sequence control in multi-core processor systems |
David A. Brown, Rishabh Jain, Michael Alexander Duller |
2020-03-24 |
| 10579391 |
System on a chip hardware block for translating commands from processor to read boot code from off-chip non-volatile memory device |
Eric Devolder, Ashraf Ahmed |
2020-03-03 |
