| 10873332 |
Adder circuitry for very large integers |
— |
2020-12-22 |
| 10872130 |
High performance QR decomposition systems and methods |
— |
2020-12-22 |
| 10871946 |
Methods for using a multiplier to support multiple sub-multiplication operations |
Gregg William Baeckler, Sergey Gribok, Dmitry N. Denisenko, Bogdan Pasca |
2020-12-22 |
| 10867090 |
Method and apparatus for implementing an application aware system on a programmable logic device |
Gregg William Baeckler, Sergey Gribok, Scott J. Weber, Gregory Steinke |
2020-12-15 |
| 10838695 |
Fixed-point and floating-point arithmetic operator circuits in specialized processing blocks |
— |
2020-11-17 |
| 10790829 |
Logic circuits with simultaneous dual function capability |
Sergey Gribok, Gregg William Baeckler |
2020-09-29 |
| 10761805 |
Reduced floating-point precision arithmetic circuitry |
— |
2020-09-01 |
| 10732932 |
Methods for using a multiplier circuit to support multiple sub-multiplications using bit correction and extension |
Bogdan Pasca, Sergey Gribok, Gregg William Baeckler |
2020-08-04 |
| 10715144 |
Logic circuits with augmented arithmetic densities |
Sergey Gribok, Gregg William Baeckler |
2020-07-14 |
| 10678510 |
Denormalization in multi-precision floating-point arithmetic circuitry |
— |
2020-06-09 |
| 10649731 |
Integrated circuits with specialized processing blocks for performing floating-point fast fourier transforms and complex multiplication |
— |
2020-05-12 |
| 10613831 |
Methods and apparatus for performing product series operations in multiplier accumulator blocks |
— |
2020-04-07 |
| 10572222 |
Variable precision floating-point multiplier |
— |
2020-02-25 |
| 10574267 |
Circuitry and methods for continuous parallel decoder operation |
— |
2020-02-25 |