| 10409612 |
Apparatus and method for transactional memory and lock elision including an abort instruction to abort speculative execution |
Martin G. Dixon, Ravi Rajwar, Robert S. Chappell, Rajesh S. Parthasarathy, Alexandre J. Farcy +4 more |
2019-09-10 |
| 10409611 |
Apparatus and method for transactional memory and lock elision including abort and end instructions to abort or commit speculative execution |
Martin G. Dixon, Ravi Rajwar, Robert S. Chappell, Rajesh S. Parthasarathy, Alexandre J. Farcy +4 more |
2019-09-10 |
| 10331452 |
Tracking mode of a processing device in instruction tracing systems |
Thilo Schmitt, Peter Lachner, Beeman C. Strong, Ofer Levy, Thomas Toll +3 more |
2019-06-25 |
| 10261879 |
Instruction and logic to test transactional execution status |
Ravi Rajwar, Bret L. Toll, Matthew C. Merten, Martin G. Dixon |
2019-04-16 |
| 10248524 |
Instruction and logic to test transactional execution status |
Ravi Rajwar, Bret L. Toll, Matthew C. Merten, Martin G. Dixon |
2019-04-02 |
| 10223227 |
Instruction and logic to test transactional execution status |
Ravi Rajwar, Bret L. Toll, Matthew C. Merten, Martin G. Dixon |
2019-03-05 |
| 10210065 |
Instruction and logic to test transactional execution status |
Ravi Rajwar, Bret L. Toll, Matthew C. Merten, Martin G. Dixon |
2019-02-19 |
| 10210066 |
Instruction and logic to test transactional execution status |
Ravi Rajwar, Bret L. Toll, Matthew C. Merten, Martin G. Dixon |
2019-02-19 |