| 10474774 |
Power and performance sorting of microprocessors from first interconnect layer to wafer final test |
Moyra K. McManus, Sani R. Nassif, Matthew J. Sullivan |
2019-11-12 |
| 10387596 |
Multi-dimension variable predictive modeling for yield analysis acceleration |
Rajiv V. Joshi, Colin J. Parris |
2019-08-20 |
| 10373057 |
Concept analysis operations utilizing accelerators |
Rajesh Bordawekar, Michele M. Franceschini, Luis A. Lastras-Montano, Ruchir Puri, Haifeng Qian +1 more |
2019-08-06 |
| 10310812 |
Matrix ordering for cache efficiency in performing large sparse matrix operations |
Rajesh Bordawekar, Michele M. Franceschini, Luis A. Lastras-Montano, Ruchir Puri, Haifeng Qian +1 more |
2019-06-04 |
| 10169508 |
Efficient deployment of table lookup (TLU) in an enterprise-level scalable circuit simulation architecture |
Rajiv V. Joshi, Tong Li |
2019-01-01 |
| 10169509 |
Efficient deployment of table lookup (TLU) in an enterprise-level scalable circuit simulation architecture |
Rajiv V. Joshi, Tong Li |
2019-01-01 |
