{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2019", "item": "https://www.patentleaderboard.com/2019/"}, {"@type": "ListItem", "position": 3, "name": "Efabless", "item": "https://www.patentleaderboard.com/2019/company/efabless"}, {"@type": "ListItem", "position": 4, "name": "Sherif Eid", "item": "https://www.patentleaderboard.com/2019/inventor/fl:sh_ln:eid-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
SE

Sherif Eid — 3 Patents in 2019

EFEfabless: 3 patents #1 of 10Top 10%
Sunnyvale, CA: #423 of 3,108 inventorsTop 15%
California: #9,221 of 67,890 inventorsTop 15%
Overall (2019): #69,398 of 560,194Top 15%
3 Patents 2019

Issued Patents 2019

Showing 1–3 of 3 patents

Patent #TitleCo-InventorsDate
10452802 Methods for engineering integrated circuit design and development Bertrand Irissou, John M. Hughes, Lucio Lanza, Mohamed K. Kassem, Michael S. Wishart +4 more 2019-10-22
10437953 Systems for engineering integrated circuit design and development Bertrand Irissou, John M. Hughes, Lucio Lanza, Mohamed K. Kassem, Michael S. Wishart +4 more 2019-10-08
10423748 Systems and methods for obfuscating a circuit design Bertrand Irissou, John M. Hughes, Lucio Lanza, Mohamed K. Kassem, Michael S. Wishart +4 more 2019-09-24