Issued Patents 2018
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 10103172 | Method for high performance standard cell design techniques in finFET based library using local layout effects (LLE) | Abhishek Ghosh, Parvinder Kumar Rana | 2018-10-16 |