{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2018", "item": "https://www.patentleaderboard.com/2018/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2018/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Tim Foley", "item": "https://www.patentleaderboard.com/2018/inventor/fl:ti_ln:foley-1"}]}

Home › 2018 › Intel › Tim Foley

Tim Foley — 2 Patents in 2018

Intel: 2 patents #1,186 of 5,158Top 25%

Concord, CA: #14 of 84 inventorsTop 20%

California: #12,239 of 60,411 inventorsTop 25%

Overall (2018): #95,605 of 503,207Top 20%

2 Patents 2018

Issued Patents 2018

Showing 1–2 of 2 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
10152820	Texture address mode discarding filter taps	Robert M. Toth	2018-12-11	$24,515,000
9870640	Techniques and architecture for improved vertex processing	Rahul P. Sathe	2018-01-16	$17,139,000

Tim Foley — 2 Patents in 2018

Issued Patents 2018

Patent Widget