{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2018", "item": "https://www.patentleaderboard.com/2018/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2018/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Naveen Kumar", "item": "https://www.patentleaderboard.com/2018/inventor/fl:na_ln:kumar-46"}]}

Home › 2018 › Intel › Naveen Kumar

Naveen Kumar — 1 Patent in 2018

Intel: 1 patents #2,031 of 5,158Top 40%

San Jose, CA: #2,540 of 5,991 inventorsTop 45%

California: #23,431 of 60,411 inventorsTop 40%

Overall (2018): #293,688 of 503,207Top 60%

1 Patents 2018

Issued Patents 2018

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
10048965	Instruction and logic for a binary translation mechanism for control-flow security	Petros Maniatis, Shantanu Gupta	2018-08-14	$20,895,000

Naveen Kumar — 1 Patent in 2018

Issued Patents 2018

Patent Widget