{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2018", "item": "https://www.patentleaderboard.com/2018/"}, {"@type": "ListItem", "position": 3, "name": "Contec", "item": "https://www.patentleaderboard.com/2018/company/contec"}, {"@type": "ListItem", "position": 4, "name": "Mrinal Mathur", "item": "https://www.patentleaderboard.com/2018/inventor/fl:mr_ln:mathur-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
MM

Mrinal Mathur — 2 Patents in 2018

COContec: 2 patents #8 of 14Top 60%
San Jose, CA: #1,359 of 5,991 inventorsTop 25%
California: #12,239 of 60,411 inventorsTop 25%
Overall (2018): #117,466 of 503,207Top 25%
2 Patents 2018

Issued Patents 2018

Showing 1–2 of 2 patents

Patent #TitleCo-InventorsDate
10158553 Systems and methods for testing electronic devices using master-slave test architectures Rajeev Tiwari 2018-12-18
9900113 Universal tester hardware Samant Kumar, Shivashankar Diddimani, Hemanth Nekkileru, James Christopher Collip, Naresh Chandra Nigam 2018-02-20