{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2017/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Tien Duc Pham", "item": "https://www.patentleaderboard.com/2017/inventor/fl:ti_ln:pham-13"}]}

Home › 2017 › Intel › Tien Duc Pham

Tien Duc Pham — 1 Patent in 2017

Intel: 1 patents #2,217 of 5,604Top 40%

San Jose, CA: #2,574 of 5,952 inventorsTop 45%

California: #24,257 of 60,394 inventorsTop 45%

Overall (2017): #215,423 of 506,227Top 45%

1 Patents 2017

Issued Patents 2017

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date
9654123	Phase-locked loop architecture and clock distribution system	Sergey Shumarayev, Richard G. Cliff, Tim Tri Hoang, Weiqi Ding	2017-05-16

Tien Duc Pham — 1 Patent in 2017

Issued Patents 2017

Patent Widget