| 9830292 |
Architected protocol for changing link operating mode |
Mahesh Wagh |
2017-11-28 |
| 9753529 |
Systems, apparatuses, and methods for synchronizing port entry into a low power status |
Mahesh Wagh |
2017-09-05 |
| 9619416 |
Inter-component communication including posted and non-posted transactions |
Mikal C. Hunsaker, Ricardo E. James |
2017-04-11 |
| 9588922 |
Techniques for inter-component communication based on a state of a chip select pin |
Mikal C. Hunsaker, Ricardo E. James |
2017-03-07 |
| 9575552 |
Device, method and system for operation of a low power PHY with a PCIe protocol stack |
Choon Gun Por |
2017-02-21 |
| 9563260 |
Systems, apparatuses, and methods for synchronizing port entry into a low power state |
Mahesh Wagh |
2017-02-07 |
| 9563256 |
Processor hiding its power-up latency with activation of a root port and quickly sending a downstream cycle |
Sun Zheng E, Ting Lok Song, Poh Thiam Teoh, Jennifer Chin, Say Cheong Gan +1 more |
2017-02-07 |
| 9558030 |
Method, apparatus, and system to handle transactions received after a configuration change request |
Kah Meng Yeem, Poh Thiam Teoh, Hooi Kar Loo, Sujea Lim |
2017-01-31 |