{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2017/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Hsinho Wu", "item": "https://www.patentleaderboard.com/2017/inventor/fl:hs_ln:wu-184"}]}

Home › 2017 › Intel › Hsinho Wu

Hsinho Wu — 1 Patent in 2017

Intel: 1 patents #2,217 of 5,604Top 40%

Santa Clara, CA: #708 of 1,709 inventorsTop 45%

California: #24,257 of 60,394 inventorsTop 45%

Overall (2017): #397,601 of 506,227Top 80%

1 Patents 2017

Issued Patents 2017

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date
9596160	Methods for built-in self-measurement of jitter for link components	Peng Li, Masashi Shimanouchi	2017-03-14

Hsinho Wu — 1 Patent in 2017

Issued Patents 2017

Patent Widget