{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2017/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Ed Grochowski", "item": "https://www.patentleaderboard.com/2017/inventor/fl:ed_ln:grochowski-3"}]}

Home › 2017 › Intel › Ed Grochowski

Ed Grochowski — 1 Patent in 2017

Intel: 1 patents #2,217 of 5,604Top 40%

San Jose, CA: #2,574 of 5,952 inventorsTop 45%

California: #24,257 of 60,394 inventorsTop 45%

Overall (2017): #434,131 of 506,227Top 90%

1 Patents 2017

Issued Patents 2017

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
9720697	Mechanism for instruction set based thread execution on a plurality of instruction sequencers	Hong Wang, John Shen, James P. Held, Bryant Bigbee, Shivnandan Kaushik +9 more	2017-08-01	$11,137,000

Ed Grochowski — 1 Patent in 2017

Issued Patents 2017

Patent Widget