{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2017/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Che Ta Hsu", "item": "https://www.patentleaderboard.com/2017/inventor/fl:ch_ln:hsu-931"}]}

Home › 2017 › Intel › Che Ta Hsu

Che Ta Hsu — 1 Patent in 2017

Intel: 1 patents #2,217 of 5,604Top 40%

Overall (2017): #464,657 of 506,227Top 95%

1 Patents 2017

Issued Patents 2017

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date
9634094	Strain-enhanced transistors with adjustable layouts	Girish Venkitachalam, Fangyun Richter, Peter J. McElheny	2017-04-25

Che Ta Hsu — 1 Patent in 2017

Issued Patents 2017

Patent Widget