Issued Patents 2017
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 9684756 | Assigning nets to wiring planes using zero wire load and signal propagation timing for chip design | Alexandra Echegaray, Jesse Peter Surprise, Stephen Szulewski | 2017-06-20 |