{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2016", "item": "https://www.patentleaderboard.com/2016/"}, {"@type": "ListItem", "position": 3, "name": "NVIDIA", "item": "https://www.patentleaderboard.com/2016/company/nvidia"}, {"@type": "ListItem", "position": 4, "name": "Patrick R. Marchand", "item": "https://www.patentleaderboard.com/2016/inventor/fl:pa_ln:marchand-3"}]}

Home › 2016 › NVIDIA › Patrick R. Marchand

Patrick R. Marchand — 1 Patent in 2016

Intel: 1 patents #2,105 of 5,207Top 45%

Surrey, CA: #19 of 83 inventorsTop 25%

Overall (2016): #269,559 of 481,213Top 60%

1 Patents 2016

Issued Patents 2016

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date
9329866	Methods and apparatus for adapting pipeline stage latency based on instruction type	Edwin Franklin Barry, Gerald George Pechanek	2016-05-03

Patrick R. Marchand — 1 Patent in 2016

Issued Patents 2016

Patent Widget