{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2016", "item": "https://www.patentleaderboard.com/2016/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2016/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Tim Foley", "item": "https://www.patentleaderboard.com/2016/inventor/fl:ti_ln:foley-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
TF

Tim Foley — 2 Patents in 2016

Intel: 2 patents #1,153 of 5,207Top 25%
Concord, CA: #12 of 74 inventorsTop 20%
California: #12,284 of 57,791 inventorsTop 25%
Overall (2016): #92,005 of 481,213Top 20%
2 Patents 2016

Issued Patents 2016

Showing 1–2 of 2 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
9449419 Post tessellation edge cache Rahul P. Sathe, Karthik Vaidyanathan 2016-09-20 $10,814,000
9449420 Reducing the domain shader/tessellator invocations Rahul P. Sathe 2016-09-20 $10,814,000