Issued Patents 2002
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 6405354 | Method and apparatus to optimize power wiring layout and generate wiring layout data for a semiconductor integrated circuit | Takayuki Matsuzawa, Takanori Nawa | 2002-06-11 |